

# Thermally Stable In-Ga-Zn-O Homojunction formed by Plasma Treatment with Substrate Bias for Self-Aligned Thin-Film Transistors

Yusaku Magari<sup>1</sup>, Dapeng Wang<sup>1,2</sup>, and Mamoru Furuta<sup>1,2</sup>  
 Graduate School of Environmental Science and Engineering<sup>1</sup>,  
 Center for Nanotechnology, Research Institute<sup>2</sup>,  
 Kochi Univ. of Tech, Kami, Kochi 782-8502, Japan  
 Tel : +81-887-57-2172, E-mail: [195013f@gs.kochi-tech.ac.jp](mailto:195013f@gs.kochi-tech.ac.jp)

An In-Ga-Zn-O (IGZO) thin-film transistor (TFT) is of increasing interest for next-generation active-matrix displays (AMDs) due to its high mobility ( $\mu > 10 \text{ cm}^2/\text{V}\cdot\text{s}$ ), low subthreshold swing ( $S$ ) values<sup>1</sup>. Recently, self-aligned (SA) structure is actively studied for oxide TFTs. There are several reports of IGZO homojunction with highly conductive IGZO regions, which were formed by the selective exposure of Ar, H<sub>2</sub>, or He plasma<sup>2</sup>. However, it was reported that the performance of SA IGZO TFTs with source/drain (S/D) regions formed by Ar, H<sub>2</sub>, or He plasma treatment easily degraded after thermal annealing around 200–300 °C. In this study, we present a method to enhance thermal stability of low-resistive IGZO region by applying a substrate bias during plasma treatment. The SA IGZO TFT was successfully achieved even after post-annealing at 350 °C.

Figure 1 shows the fabrication process of Hall device for resistivity ( $\rho$ ) measurement. Figure 2 shows the  $\rho$  of Ar-plasma-treated IGZO films as a function of post-annealing temperature. During the Ar plasma treatment, only the substrate bias was varied from 0 to 100 W with the source plasma power of 500 W. The post-annealing was carried out in N<sub>2</sub> for 1 hour. For the Ar-plasma-treated IGZO film without substrate bias ( $P_B=0$  W),  $\rho$  of as fabricated specimen ( $1.1 \times 10^4 \text{ } \Omega\text{cm}$ ) increased over five orders of magnitude after 350 °C annealing. On the other hand, by applying the  $P_B=100$  W, the thermal stability of Ar-plasma-treated IGZO drastically improved, and  $\rho$  of  $1.6 \times 10^{-2} \text{ } \Omega\text{cm}$  was achieved even after the annealing at 350 °C. We found that the substrate bias during plasma treatment is an effective method to improve thermal stability of the  $\rho$  of the IGZO for S/D regions of SA TFT.

Figure 3 shows the fabrication process of bottom-gate type SA IGZO TFT. Details of fabrication process were described in our previous reports<sup>3</sup>. Figure 4 shows the transfer characteristics of SA-TFT after post-annealing at 350 °C. The TFT without plasma-treatment in S/D regions showed very low on-current, owing to a huge series resistance of the S/D regions. In contrast, the TFT with Ar plasma treatment with  $P_B=100$  W exhibited a drastic improvement of the drain current.

The effect of the substrate bias on thermal stability of low-resistive IGZO film will be discussed with XPS data. In addition, the result of He plasma treatment with the substrate bias will also be presented at the conference.




Fig. 2

Table 1

Resistivity ( $\Omega \cdot \text{cm}$ )	as-fab.	350°C anneal
None treatment	$2.0 \times 10^{-2}$	$11 \times 10^4$
Ar : $P_B=0\text{W}$	$1.0 \times 10^{-2}$	$2.2 \times 10^3$
Ar : $P_B=50\text{W}$	$8.8 \times 10^{-3}$	$1.3 \times 10^3$
Ar : $P_B=100\text{W}$	$8.7 \times 10^{-3}$	$1.6 \times 10^{-2}$

Fig. 1

Fig. 1 Hall device for  $\rho$  measurement.

Fig. 2 Annealing temperature dependence of  $\rho_{\text{IGZO}}$

Table 1. Summary of  $\rho_{\text{IGZO}}$




Fig. 3

Fig. 3. Fabrication steps of SA IGZO TFT.

Fig. 4. Transfer characteristics of SA IGZO TFTs.

Table 2. Summary of electrical properties of SA IGZO TFTs.

	Ar : $P_B=100\text{W}$
Mobility $\mu_{\text{th}}$ ( $\text{cm}^2/\text{Vs}$ )	8.65
S (V/dec)	0.47
$V_{\text{th}}$ ( $I_{\text{DS}}=1\text{nA}$ )	2.07

## References

1. K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, Nature **432** 25 (2004) p448-492
2. H. Y. Jeong, B. Y. Lee, Y. J. Lee, J. I. Lee, M. S. Yang, I. B. Kang, M. Mativenga, and Jin. Jang, Appl. Phys. Lett., **104**, (2014) 022115
3. J. Jiang, D. Wang, and M. Furuta, IEEE Electron Device Lett., **35** (2014) 9