

Study on Improvement of the Leakage-like Defect Problems in OLED Panel by Off-current Control of the Driving TFTs

Youl Kyu Lee, Daechoon Kim, Jaewoo Choi, and Sang Soo Kim

College of Information and Communication Eng., Sungkyunkwan University, Suwon, Gyeonggi-do, Korea

Tel.:82-31-290-7193, E-mail: guylyk@naver.com

Low temperature poly silicon(LTPS) process has been introduced widely as a backplane technology of the organic light-emitting diode(OLED) displays. For implementation to high-resolution OLED displays, demand on the higher mobility for the pixel driving TFT is increased. In most of OLED backplanes using co-planar structure TFT layout, a relatively thinner gate insulator for TFT is essential to improve the mobility. However, as thinning the gate insulator, the leakage current of the pixel driving TFT(I_{off}) can be increased, and this results in higher risk on the weak bright-dot defect problems on OLED displays. To reduce I_{off} , a LDD(lightly doped drain) TFT structure [1,2] and a multi-gate TFT structure [3] are proposed. However, these methods need additional process steps or result relatively low aperture ratio.

In this study, an off-state-bias-stress(OSBS) method has been introduced to improve the TFT leakage-current without changing the backplane structure or additional process steps. During the defect checking step in backplane process, by applying OSBS voltages to the TFTs as shown in Fig. 1, the I_{off} can be reduced effectively as shown in Fig. 2. Under the suitable OSBS condition, electrons are bounded in the gate insulator and this effect results in lower GIDL(gate induced drain leakage) by effectively reduced gate electric-field. In this method, V_{th} shift can be resulted if V_{gs} is higher than 30 volts, and V_{ds} change results in no V_{th} shift. I_{off} current can be minimized without V_{th} shift by minimizing V_{gs} and adjusting V_{gd} during OSBS.

As a result, weak-bright dots and low-gray-mura defects of the OLED display due to leakage-current of the driving TFT can be reduced dramatically by OSBS.




Fig. 1. Mechanism of OSBS on TFT




Fig. 2. Effect of OSBS on I-V characteristics

References

1. Min, B. H and Kanicki, J. Electrical Characteristics of New LDD Poly-Si TFT Structure Tolerant to Process Misalignment *IEEE ELECTRON DEVICE LETTERS*, VOL. 20, NO. 7, 335-337(1999)
2. Kimura, M. Nakashima, A. and Sagawa, Y. Mechanism Analysis of Off-Leakage Current in Poly-Si TFTs with LDD Structure. *Electrochemical and Solid-State Letters*, VOL. 13(12) H409-H411 (2010),
3. TANAKA, K. ARAI, H. and KOHDA, S. Characteristics of Offset-Structure Polycrystalline-Silicon Thin-Film Transistors. *IEEE ELECTRON DEVICE LETTERS*, VOL. 9, NO. 1, 23-25 (1988,)
4. Min, B. H. Park, C. M. and Han, M. K., A Novel Offset Gated Polysilicon Thin Film Transistor Without an Additional Offset Mask, *IEEE ELECTRON DEVICE LETTERS*, VOL. 16, NO. 5, 161-163(1995)